free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對一優(yōu)質(zhì)服務(wù),即日起,元器件訂單實付商品金額<300元時,該筆訂單按2元/SKU加收服務(wù)費,感謝您的關(guān)注與支持!
    首頁產(chǎn)品索引MC100E431

    MC100E431

    購買收藏
    ?ECL 3-Bit Differential D Flip-Flop

    制造商:ON

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    The MC10E/100E431 is a 3-bit flip-flop with differential clock, data input and data output.
    The asynchronous Set and Reset controls are edge-triggered rather than level controlled. This allows the user to rapidly set or reset the flip-flop and then continue clocking at the next clock edge, without the necessity of de-asserting the set/reset signal (as would be the case with a level controlled set/reset).
    The E431 is also designed with larger internal swings, an approach intended to minimize the time spent crossing the threshold region and thus reduce the metastability susceptibility window.
    The differential input structures are clamped so that the inputs of unused registers can be left open without upsetting the bias network of the device. The clamping action will assert the Dbar and the CLKbar sides of the inputs. Because of the edge triggered flip-flop nature of the device simultaneously opening both the clock and data inputs will result in an output which reaches an unidentified but valid state. Note that the input clamps only operate when both inputs fall to 2.5 V below V
    .
    The 100 Series contains temperature compensation.
    The V
    pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
    as a switching reference voltage. V
    may also rebias AC coupled inputs. When used, decouple V
    and V
    via a 0.01 μF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V
    should be left open.
    • Edge-Triggered Asynchronous Set and Reset
    • Differential D, CLK and Q; V
    • Reference Available
    • 1100MHz Min. Toggle Frequency
    • PECL Mode Operating Range: V
    • = 4.2 V to 5.7 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -4.2 V to -5.7 V
    • Internal Input Pulldown Resistors
    • ESD Protection: > 1 kV HBM, > 75 V MM
    • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
    • Moisture Sensitivity Level 1
    • For Additional Information, see Application Note AND8003/D
    • Flammability Rating: UL-94 code V-0 @ 1/8",Oxygen Index 28 to 34
    • Transistor Count = 348 devices
    • Pb-Free Packages are Available

    電路圖、引腳圖和封裝圖

    在線購買

    型號制造商描述購買
    MC100E431FNR2GONIC FF D-TYPE TRPL 1BIT 28PLCC 立即購買

    技術(shù)資料

    標(biāo)題類型大?。↘B)下載
    AC Characteristics of ECL DevicesPDF896 點擊下載
    ECL Clock Distribution TechniquesPDF54 點擊下載
    Interfacing Between LVDS and ECLPDF121 點擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點擊下載
    The ECL Translator GuidePDF142 點擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點擊下載
    Storage and Handling of Drypack Surface Mount DevicePDF49 點擊下載
    Interfacing with ECLinPSPDF72 點擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    MCP47FEB22MOC207MMC74HCT574AMD1811
    MCP1401MC100EP196MC14541BMIC2775
    MMBF5461MIC5842MIC5801MCP39F521
    MCP14E10MC100LVELT23MC10H640MSP430FR2532
    MJF15030MCP6L2MC74VHC1GU04MAQ3203
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照