free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶：為給您持續(xù)提供一對一優(yōu)質(zhì)服務(wù)，即日起，元器件訂單實付商品金額<300元時，該筆訂單按2元/SKU加收服務(wù)費，感謝您的關(guān)注與支持！
電子產(chǎn)業(yè)一站式服務(wù)平臺
注冊新人禮包
我的訂單
聯(lián)系客服
    首頁產(chǎn)品索引MC100EP29

    MC100EP29

    購買收藏
    ?ECL Dual Differential Clock/Data D Flip-Flop With Set and Reset

    制造商：ON

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    The MC10/100EP29 is a dual master-slave flip flop. The device features fully differential Data and Clock inputs as well as outputs. The MC10/100EP29 is functionally equivalent to the MC10/100EL29. Data enters the master latch when the clock is LOW and transfers to the slave upon a positive transition on the clock input.
    The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the Dbar input will pull down to V
    and the Dbar input will bias around V
    /2. The outputs will go to a defined state, however the state will be random based on how the flip flop powers up.
    Both flip flops feature asynchronous, overriding Set and Reset inputs. Note that the Set and Reset inputs cannot both be HIGH simultaneously.
    The V
    pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
    as a switching reference voltage. V
    may also rebias AC coupled inputs. When used, decouple V
    and V
    via a 0.01uF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V
    should be left open.
    The 100 Series Contains Temperature Compensation
    • Maximum Frequency > 3 GHz Typical
    • 500 ps Typical Propagation Delays
    • PECL Mode Operating Range: V
    • = 3.0 V to 5.5 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -3.0 V to -5.5 V
    • Open Input Default State
    • Safety Clamp on Inputs
    • These are Pb?Free Devices

    電路圖、引腳圖和封裝圖

    在線購買

    型號制造商描述購買
    MC100EP29MNGON 立即購買
    MC100EP29MNTXGONIC FF D-TYPE DUAL 1BIT 20QFN 立即購買
    MC100EP29DTR2GONMC10/100EP29 是一款雙路主從型觸發(fā)器。此器件提供全差分?jǐn)?shù)據(jù)和時鐘輸入及輸出。MC10/100EP29 與 MC10/100EL29 功能相同。當(dāng)時鐘為低電平時，數(shù)據(jù)進(jìn)入主鎖存，并在時鐘輸入正轉(zhuǎn)換時傳輸至從鎖存。差分輸入采用特殊電路，從而確保在開路輸入條件下的器件穩(wěn)定性。在兩個差分輸入保持開路條件下，Dbar 輸入將下拉至 VEE，并且 Dbar 輸入將偏向于 VCC / 2。輸出將進(jìn)入指定狀態(tài)，但根據(jù)觸發(fā)器的啟動方式，狀態(tài)是隨機(jī)的。兩個觸發(fā)器都提供異步超控“設(shè)置”和“重置”輸入。請注意，設(shè)置和重置輸入不能同時為高電平。VBB 引腳（內(nèi)部產(chǎn)生的電源）僅可用于該器件。對于單端輸入情況，將未使用的差分輸入連接至 VBB，作為開關(guān)參考電壓。VBB 還可重新偏置交流耦合輸入。使用時，通過 0.01uF 電容器對 VBB 和 VCC 進(jìn)行去耦合，并將源或汲電流限制為 0.5 mA。不使用時，VBB 應(yīng)保持開路。100 系列包含溫度補償。 立即購買
    MC100EP29DTGON 立即購買

    技術(shù)資料

    標(biāo)題類型大小（KB）下載
    AC Characteristics of ECL DevicesPDF896 點擊下載
    ECL Clock Distribution TechniquesPDF54 點擊下載
    Interfacing Between LVDS and ECLPDF121 點擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點擊下載
    The ECL Translator GuidePDF142 點擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點擊下載
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 點擊下載
    Storage and Handling of Drypack Surface Mount DevicePDF49 點擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    MC74VHC1GT125MIC58P01MC33172MCP47DA1
    MC14572UBMMBFJ113MD1821MC74AC541
    MIC811MCP1501MCP606MC14490
    MCP9502MC74VHC574MAT12MIC7401
    MAX7219MCP1316MMOCD213MMURJ1660CTG
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照