free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對一優(yōu)質服務,即日起,元器件訂單實付商品金額<300元時,該筆訂單按2元/SKU加收服務費,感謝您的關注與支持!
    首頁產品索引MC100EP91

    MC100EP91

    購買收藏
    ?PECL to NECL Translator

    制造商:ON

    中文數(shù)據手冊

    產品信息

    The MC100EP91 is a triple AnyLevel? positive input to NECL output translator. The device accepts LVPECL, LVTTL, LVCMOS, HSTL, CML or LVDS signals, and translates them to differential NECL output signals.VEE at -3.0 V to -5.5 V.
    • Maximum Input Clock Frequency > 2.0 GHz Typical
    • Maximum Input Data Rate > 2.0 Gb/s Typical
    • 500 ps Typical Propagation Delay
    • Operating Range: VCC = 2.375 V to 3.8 V; VEE = 3.0 V to 5.5 V; GND = 0 V
    • Q Output will Default LOW with Inputs Open or at GND

    在線購買

    型號制造商描述購買
    MC100EP91DWR2GON 立即購買
    MC100EP91MNR2GONTRANSLATOR NECL OUTPUT 24-QFN 立即購買
    MC100EP91MNGONMC100EP91 是 NECL 輸出轉換器的三路 AnyLevel 正輸入。該器件接收 LVPECL、LVTTL、LVCMOS、HSTL、CML 或 LVDS 信號,并將它們轉換為差分 NECL輸出信號。 在 -3.0 V 至 -5.5 V 時的 VEE。 立即購買
    MC100EP91DWGONTRANSLATOR NECL OUTPUT 20-SOIC 立即購買

    技術資料

    標題類型大小(KB)下載
    AC Characteristics of ECL DevicesPDF896 點擊下載
    ECL Clock Distribution TechniquesPDF54 點擊下載
    Interfacing Between LVDS and ECLPDF121 點擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點擊下載
    Interfacing with ECLinPSPDF72 點擊下載
    Termination of ECL Logic DevicesPDF176 點擊下載
    Clock Generation and Clock and Data Marking and Ordering Information GuidePDF71 點擊下載

    應用案例更多案例

    系列產品索引查看所有產品

    MC74HC393AMIC708MCP1631VHVMCP48FVB02
    MJE15035MCP1631MCP47FEB01MAQ3203
    MSC1211Y4MM74HC574MIC4101MC10ELT28
    MC10EP33MC10ELT21MJL3281AMC74AC373
    MJH11022MCP1630MMBTH81MMBTA13
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網監(jiān)認證 工商網監(jiān) 營業(yè)執(zhí)照