free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶：為給您持續(xù)提供一對一優(yōu)質(zhì)服務，即日起，元器件訂單實付商品金額<300元時，該筆訂單按2元/SKU加收服務費，感謝您的關注與支持！
電子產(chǎn)業(yè)一站式服務平臺
注冊新人禮包
我的訂單
聯(lián)系客服
    首頁產(chǎn)品索引MC10EL51

    MC10EL51

    購買收藏
    ?5.0 V ECL Differential Clock/Data D Flip-Flop

    制造商：ON

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    The MC10EL/100EL51 is a differential clock D flip-flop with reset. The device is functionally similar to the E151 device with higher performance capabilities. With propagation delays and output transition times significantly faster than the E151 the EL51 is ideally suited for those applications which require the ultimate in AC performance.
    The reset input is an asynchronous, level triggered signal. Data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The differential clock inputs of the EL51 allow the device to be used as a negative edge triggered flip-flop.
    The differential input employs clamp circuitry to maintain stability under open input (pulled down to V
    ) conditions.
    The 100 Series contains temperature compensation.
    • 475ps Propagation Delay
    • 2.8GHz Toggle Frequency
    • ESD Protection: > 1 KV HBM, > 100 V MM
    • PECL Mode Operating Range: V
    • = 4.2 V to 5.7 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -4.2 V to -5.7 V
    • Internal Input Pulldown Resistors on D, R, and CLK
    • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
    • Moisture Sensitivity Level 1
    • For Additional Information, see Application Note AND8003/D
    • Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
    • Transistor Count = 73 devices
    • Pb-Free Packages are Available

    在線購買

    型號制造商描述購買
    MC10EL51DTGONIC FF D-TYPE SNGL 1BIT 8TSSOP 立即購買
    MC10EL51DR2GONIC FF D-TYPE SNGL 1BIT 8SOIC 立即購買
    MC10EL51DGON 立即購買

    技術資料

    標題類型大?。↘B）下載
    AC Characteristics of ECL DevicesPDF896 點擊下載
    ECL Clock Distribution TechniquesPDF54 點擊下載
    Interfacing Between LVDS and ECLPDF121 點擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點擊下載
    The ECL Translator GuidePDF142 點擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點擊下載
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 點擊下載
    Storage and Handling of Drypack Surface Mount DevicePDF49 點擊下載

    應用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    MCP73830MIC2166MCP4821MC74ACT14
    MCP4017MC74ACT240MIC2184MJL4302A
    MMBTA63MC100LVEL30MIC5020MCP48FEB02
    MC10EL04MCP47FVB12MC10EL16MC74ACT161
    MCP6542MC74VHCT373AMIC5842MJH6284
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照