free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶：為給您持續(xù)提供一對一優(yōu)質(zhì)服務，即日起，元器件訂單實付商品金額<300元時，該筆訂單按2元/SKU加收服務費，感謝您的關(guān)注與支持！
電子產(chǎn)業(yè)一站式服務平臺
注冊新人禮包
我的訂單
聯(lián)系客服
    首頁產(chǎn)品索引MC10EP17

    MC10EP17

    購買收藏
    ?Quad Differential Driver/Receiver

    制造商：ON

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    The MC10/100EP17 is a 4-bit differential line receiver based on the EP16 device. The >3.0 GHz maximum frequency provided by the high frequency outputs makes the device ideal for buffering of very high speed oscillators.
    The V
    pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
    as a switching reference voltage. V
    may also rebias AC coupled inputs. When used, decouple V
    and V
    via a 0.01uF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V
    should be left open.
    The design incorporates two stages of gain, internal to the device, making it an excellent choice for use in high bandwidth amplifier applications.
    Inputs of unused gates can be left open and will not affect the operation of the rest of the device. All V
    and V
    pins must be externally connected to power supply to guarantee proper operation.
    The 100 Series contains temperature compensation.
    • 220ps Typical Propagation Delay
    • Maximum Frequency >3.0 GHz Typical
    • PECL Mode Operating Range: V
    • = 3.0 V to 5.5 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -3.0 V to -5.5 V
    • Open Input Default State
    • Safety Clamp on Inputs
    • Q Output Will Default LOW with Inputs Open or at V
    • V
    • Output
    • Pb-Free Packages are Available

    電路圖、引腳圖和封裝圖

    在線購買

    型號制造商描述購買
    MC10EP17DTGON 立即購買

    技術(shù)資料

    標題類型大?。↘B）下載
    AC Characteristics of ECL DevicesPDF896 點擊下載
    ECL Clock Distribution TechniquesPDF54 點擊下載
    Interfacing Between LVDS and ECLPDF121 點擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點擊下載
    The ECL Translator GuidePDF142 點擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點擊下載
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 點擊下載
    Storage and Handling of Drypack Surface Mount DevicePDF49 點擊下載

    應用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    MMBFJ310LMCP19111MCP1415MC74HC4060A
    MC14028BMCP2003MIC2776MJ11028
    MC74HC05AMCP39F511MCP98244MCT61
    MJ11012MIC4415MC74ACT541MIC2293C
    MP34DB01MSP430G2252-DIEMC33179MJL3281A
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照