free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對一優(yōu)質(zhì)服務(wù),即日起,元器件訂單實付商品金額<300元時,該筆訂單按2元/SKU加收服務(wù)費,感謝您的關(guān)注與支持!
    首頁產(chǎn)品索引NB4L52

    NB4L52

    購買收藏
    ?2.5 to 5.5 V ECL D Flip-flop w/Differential Reset & Input Termination

    制造商:ON

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    The NB4L52 is a differential Data and Clock D flip?flop with a differential asynchronous Reset. The differential inputs incorporate internal 50-ohm termination resistors and will accept LVPECL, LVCMOS, LVTTL, CML, or LVDS logic levels. When Clock transitions from Low to High, Data will be transferred to the differential LVPECL outputs. The differential Clock inputs allow the NB4L52 to also be used as a negative edge triggered device. The device is housed in a small 3mm x 3mm 16 pin QFN package.
    • Maximum Input Clock Frequency > 4 GHz Typical
    • 330 ps Typical Propagation Delay
    • 145 ps Typical Rise and Fall Times
    • Differential LVPECL Outputs, 750 mV PeaktoPeak, Typical
    • Operating Range: VCC = 2.375 V to 5.5 V with VEE = 0 V

    在線購買

    型號制造商描述購買
    NB4L52MNR2GONNB4L52 是一款差分數(shù)據(jù)和時鐘 D 觸發(fā)器,帶差分異步重置。差分輸入結(jié)合了內(nèi)部 50 Ω 端接電阻,接受 LVPECL、LVCMOS、LVTTL、CML 或 LVDS 邏輯電平。當時鐘從低電平轉(zhuǎn)換為高電平時,數(shù)據(jù)將傳輸?shù)讲罘?LVPECL 輸出。差分時鐘輸入使得 NB4L52 還能用作負邊沿觸發(fā)器件。該器件采用小型 3mm x 3mm 16 引腳 QFN 封裝。 立即購買
    NB4L52MNGON 立即購買

    技術(shù)資料

    標題類型大?。↘B)下載
    IBIS Model for the NB4L52MN UNKNOW36 點擊下載
    QFN16, 3x3, 0.5PPDF55 點擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    NCS2200NCS3402NCP1850NCP1851
    NC7SV00NSVR201MXNCP4305NCP383
    NCV8405ANCS2202NCV47822NCP2809
    NC7SP00NCP1854NUF8401NCP2823
    NCP1910NSR05T30P2NCP1030NCL30288
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照