free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶:為給您持續(xù)提供一對一優(yōu)質(zhì)服務(wù),即日起,元器件訂單實(shí)付商品金額<300元時,該筆訂單按2元/SKU加收服務(wù)費(fèi),感謝您的關(guān)注與支持!
    首頁產(chǎn)品索引NB7L86M

    NB7L86M

    購買收藏
    ?2.5 V / 3.3 V, 12 Gb/s Differential Clock / Data Smart Gate with CML Output and Internal Termination

    制造商:ON

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    The NB7L86M is a multi-function differential Logic Gate, which
    can be configured as an AND/NAND, OR/NOR, XOR/XNOR, or 2:1
    MUX. This device is part of the GigaComm family of high
    performance Silicon Germanium products. The NB7L86M is an
    ultra-low jitter multi-logic gate with a maximum data rate of 12 Gb/s
    and input clock frequency of 8 GHz suitable for Data Communication
    Systems, Telecom Systems, Fiber Channel, and GigE applications.
    The device is housed in a low profile 3x3 mm 16-pin QFN package.
    Differential inputs incorporate internal 50 Ω termination resistors
    and accept LVNECL (Negative ECL), LVPECL (Positive ECL),
    LVCMOS, LVTTL, CML, or LVDS. The differential 16 mA CML
    output provides matching internal 50 Ω termination, and 400 mV
    output swing when externally terminated 50 Ω to VCC.
    Application notes, models, and support documentation are available
    on www.onsemi.com.
    • Maximum Input Clock Frequency up to 8 GHz
    • Maximum Input Data Rate up to 12 Gb/s Typical
    • 30 ps Typical Rise and Fall Times
    • 90 ps Typical Propagation Delay
    • 2 ps Typical Within Device Skew
    • CML Output with Operating Range: V
    • = 2.375 V to 3.465 V with V
    • = 0 V
    • CML Output with Operating Range: V
    • = 2.375 V to 3.465 V with V
    • = 0 V
    • CML Output Level (400 mV Peak-to-Peak Output) Differential Output
    • 50 Ω Internal Input and Output Termination Resistors
    • Functionally Compatible with Existing 2.5 V/3.3 V LVEL, LVEP, EP and SG Devices
    • Pb-Free Packages are Available

    在線購買

    型號制造商描述購買
    NB7L86MMNR2GONConfigurable Multiple Function Configurable 2 Circuit 2 Input 16-QFN (3x3) 立即購買
    NB7L86MMNGON 立即購買

    技術(shù)資料

    標(biāo)題類型大?。↘B)下載
    AC Characteristics of ECL DevicesPDF896 點(diǎn)擊下載
    ECL Clock Distribution TechniquesPDF54 點(diǎn)擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點(diǎn)擊下載
    The ECL Translator GuidePDF142 點(diǎn)擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點(diǎn)擊下載
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 點(diǎn)擊下載
    Storage and Handling of Drypack Surface Mount DevicePDF49 點(diǎn)擊下載
    Interfacing with ECLinPSPDF72 點(diǎn)擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    NCS2566NUF6010NCV33064NB3H83905C
    NSR1030QNOA2301WNCS20091NLSF595
    NCS2003NUF4211NB3V8312CNOM02A4-AR03G
    NCP1631NB7L585RNCP1216ANB3M8T3910G
    NCP51199NB7LQ572NB6VQ572MNSIC2030JB
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照