free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶：為給您持續(xù)提供一對(duì)一優(yōu)質(zhì)服務(wù)，即日起，元器件訂單實(shí)付商品金額<300元時(shí)，該筆訂單按2元/SKU加收服務(wù)費(fèi)，感謝您的關(guān)注與支持！
電子產(chǎn)業(yè)一站式服務(wù)平臺(tái)
注冊(cè)新人禮包
我的訂單
聯(lián)系客服
    首頁(yè)產(chǎn)品索引MC10EL05

    MC10EL05

    購(gòu)買(mǎi)收藏
    ?5.0 V ECL 2-Input Differential AND/NAND Gate

    制造商：ON

    中文數(shù)據(jù)手冊(cè)

    產(chǎn)品信息

    The MC10EL/100EL05 is a 2-input differential AND/NAND gate. The device is functionally equivalent to the E404 device with higher performance capabilities.With propagation delays and output transition times significantly faster than the E404 the EL05 is ideally suited for those applications which require the ultimate in AC performance.
    Because a negative 2-input NAND is equivalent to a 2-input OR function, the differential inputs and outputs of the device allows the EL05 to also be used as a 2-input differential OR/NOR gate.
    The differential inputs employ clamp circuitry so that under open input conditions (pulled down to V
    ) the input to the AND gate will be HIGH. In this way, if one set of inputs is open, the gate will remain active to the other input.
    The 100 Series contains temperature compensation.
    • 275ps Propagation Delay
    • ESD Protection: > 1 kV HBM, > 100 V MM
    • PECL Mode Operating Range: V
    • = 4.2 V to 5.7 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -4.2 V to -5.7 V
    • Internal Input Pulldown Resistors
    • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
    • Moisture Sensitivity Level 1
    • For Additional Information, see Application Note AND8003/D
    • Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
    • Transistor Count = 44 devices
    • Pb-Free Packages are Available

    電路圖、引腳圖和封裝圖

    在線購(gòu)買(mǎi)

    型號(hào)制造商描述購(gòu)買(mǎi)
    MC10EL05DGONIC GATE AND/NAND ECL 2INP 8SOIC 立即購(gòu)買(mǎi)
    MC10EL05DR2GON 立即購(gòu)買(mǎi)

    技術(shù)資料

    標(biāo)題類(lèi)型大小（KB）下載
    AC Characteristics of ECL DevicesPDF896 點(diǎn)擊下載
    ECL Clock Distribution TechniquesPDF54 點(diǎn)擊下載
    Interfacing Between LVDS and ECLPDF121 點(diǎn)擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點(diǎn)擊下載
    The ECL Translator GuidePDF142 點(diǎn)擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點(diǎn)擊下載
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 點(diǎn)擊下載
    Storage and Handling of Drypack Surface Mount DevicePDF49 點(diǎn)擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    MIC2155MCP1632MIC2103MTCH105
    MCP3912MM5450MMBF4392LMIC2151
    MCP2030AMCP9843MIC2150MBR1020VL
    MCP79412MSP430FR2533MD1820MC14504B
    MCP6541UMCP40D17MOC3042MMMBFJ305
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號(hào)工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營(yíng)業(yè)執(zhí)照