free性丰满hd毛多多,久久综合给合久久狠狠狠97色69 ,欧美成人乱码一区二区三区,国产美女久久久亚洲综合,7777久久亚洲中文字幕

尊敬的客戶：為給您持續(xù)提供一對一優(yōu)質(zhì)服務(wù)，即日起，元器件訂單實付商品金額<300元時，該筆訂單按2元/SKU加收服務(wù)費，感謝您的關(guān)注與支持！
電子產(chǎn)業(yè)一站式服務(wù)平臺
注冊新人禮包
我的訂單
聯(lián)系客服
    首頁產(chǎn)品索引MC10EP445

    MC10EP445

    購買收藏
    ?3.3 V / 5.0 V ECL 8-Bit Serial to Parallel Converter

    制造商：ON

    中文數(shù)據(jù)手冊

    產(chǎn)品信息

    The MC10/100EP445 is an integrated 8-bit differential serial to parallel data converter with frame asynchronous data resynchronization. The device is designed to operate for NRZ data rates of up to 5.0 Gb/s. The conversion sequence was chosen to convert the first serial bit to Q0, the second bit to Q1, etc. Two selectable differential serial inputs, which are selected by SINSEL, provide this device with loop-back testing capability. The MC10/100EP445 has a Sync pin which, when held high for at least two consecutive clock cycles, will swallow one bit of data shifting the start of the conversion data from D
    to D
    . Each additional shift requires an additional pulse to be applied to the Sync pin.
    Extra control pins are provided to reset and disable internal clock circuitry. Additionally, V
    pin is provided for single-ended input condition.
    The 100 Series contains temperature compensation.
    • 1530 ps Propagation Delay
    • 5.0 Gb/s Data Rate Capability
    • Differential Clock and Serial Inputs
    • V
    • Output for Single-Ended Input Applications
    • Asynchronous Data Synchronization (SYNC)
    • Asynchronous Master Reset (RESET)
    • PECL Mode Operating Range: V
    • = 3.0 V to 5.5 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • =-3.0 V to -5.5 V
    • Open Input Default State
    • CLK ENABLE Immune to Runt Pulse Generation
    • Pb-Free Packages are Available

    電路圖、引腳圖和封裝圖

    在線購買

    型號制造商描述購買
    MC10EP445FAGONData Management Interface 32-LQFP (7x7) 立即購買

    技術(shù)資料

    標(biāo)題類型大小（KB）下載
    AC Characteristics of ECL DevicesPDF896 點擊下載
    ECL Clock Distribution TechniquesPDF54 點擊下載
    Interfacing Between LVDS and ECLPDF121 點擊下載
    Designing with PECL (ECL at +5.0 V)PDF102 點擊下載
    The ECL Translator GuidePDF142 點擊下載
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 點擊下載
    Interfacing with ECLinPSPDF72 點擊下載
    Termination of ECL Logic DevicesPDF176 點擊下載

    應(yīng)用案例更多案例

    系列產(chǎn)品索引查看所有產(chǎn)品

    MJD128MC100EP140MCP14A0452MC74HC164A
    MCP3911MIC2168MICRF113MC100EP05
    MC14029BMC74VHC1GT126MCP4728MIC284
    MC100ELT28MC33167MMBTH10MC10EP446
    MCP1631MIC4126MCP4141MC74VHC1G86
    Copyright ?2012-2025 hqchip.com.All Rights Reserved 粵ICP備14022951號工商網(wǎng)監(jiān)認(rèn)證 工商網(wǎng)監(jiān) 營業(yè)執(zhí)照